


Fig.1












Fig.5








Fig. 7

Fig.8




Fig.9







Fig.10













Fig.14



402 CROSSBAR SWITCH NETWORK MEMORY BANK M 406 1-TO-N-TRANSITION MEMORY BANK 3 MEMORY BANK 2 404 CROSS POINT MEMORY BANK 1 Fig. 15 400 PORT 2 PORT 3 PORT N PORT 1

Fig.16








Fig.19




Fig.20




Fig.21




Fig.22





Fig.23




A_i: BLOCK ADDRESS


 $\textbf{C}_{n,n'}: \texttt{CONFLICT}$ DETECTION SIGNAL


m: BLOCK ADDRESS BIT NUMBER

PBn: PORT BLOCK SIGNAL


SH: EXTERNAL CONTROL SIGNAL














Fig.28




Fig.29

